

IN THE CLAIMS

Please amend claims 1, 3-11, 21 and 22 as follows:

1 1. (Currently Amended) A flat panel display, comprising:

2 a gate line, a data line and a power supply line ~~formed~~ arranged on an insulation
3 substrate;

4 a pixel region defined by the gate line, the data line and the power supply line; and

5 a pixel comprising a pixel electrode arranged in the pixel region, the pixel electrode

6 being ~~formed~~ arranged on the same layer as the power supply line, wherein the power supply

7 line is arranged on a layer different from the gate line ~~or the data line~~, and wherein the power

8 supply line is arranged on a layer different from the data line.

1 Claim 2 (Canceled)

1 3. (Currently Amended) The flat panel display of claim 1, the power supply line and
2 pixel electrode both being ~~formed~~ comprised of the same material.

1 4. (Currently Amended) The flat panel display of claim 3, the power supply line and
2 pixel electrode being ~~formed~~ comprised of a material having both a low resistivity and a high
3 reflectivity.

1 5. (Currently Amended) The flat panel display of claim 4, the power supply line and

2 the pixel electrode being ~~formed~~ comprised of a single film of a material being selected from
3 the group consisting of Au, Pt, Ni, Cr, a laminated Ni/Al/Ni film, a laminated Ag/ITO film
4 and a laminated Al/ITO film.

1 6. (Currently Amended) A flat panel display, comprising:

2 a thin film transistor comprising source and drain electrodes, ~~formed~~ arranged on an
3 insulation substrate;

4 ~~a data line arranged on a same layer as the source and drain electrodes;~~

5 ~~[[an]] a gate~~ insulation film ~~formed~~ arranged on the insulation substrate and on the
6 thin film transistor, the gate insulation film being perforated by first and second contact
7 holes exposing the source and drain electrodes respectively;

8 a gate electrode, a lower electrode of a capacitor and gate lines being arranged on the
9 gate insulation film;

10 an interlayer insulation film arranged on the gate electrode, the lower electrode of the
11 capacitor and the gate lines;

12 an upper electrode of the capacitor and data lines being arranged on the interlayer
13 insulation film;

14 a passivation film arranged on the upper electrode of the capacitor and on the data
15 lines

16 a pixel electrode ~~formed~~ arranged on the ~~insulation~~ passivation film and electrically
17 connected to one of the source and drain electrodes through one of the first and second

18 contact holes; and

19 a power supply layer ~~formed~~ also arranged on the ~~insulation~~ passivation film and
20 electrically connected to the other one of the source and drain electrodes through the other
21 one of the first and second contact holes, ~~wherein the power supply layer is arranged on a~~
22 ~~layer different from the data line.~~

1 7. (Currently Amended) The flat panel display of claim 6, the power supply layer and
2 pixel electrode being ~~formed~~ comprised of the same material.

1 8. (Currently Amended) The flat panel display of claim 6, the power supply layer and
2 pixel electrode being ~~formed~~ comprised of a material having both a low resistivity and a high
3 reflectivity.

1 9. (Currently Amended) The flat panel display of claim 7, wherein the pixel electrode
2 and the power supply layer being ~~formed~~ comprised of a single film of a material selected
3 from the group consisting of Au, Pt, Ni, Cr, a laminated Ni/Al/Ni film, a laminated Ag/ITO
4 film and a laminated Al/ITO film.

1 10. (Currently Amended) A flat panel display, comprising:
2 an insulation substrate divided into a plurality of pixel regions, each of said pixel
3 regions being defined by a crossing of a gate line and a data line, the insulation substrate

4 comprising a plurality of thin film transistors, each thin film transistor being arranged in
5 corresponding ones of said plurality of pixel regions;

6 [[an]] a first insulation film formed arranged on the substrate and on the plurality of
7 thin film transistors;

8 a gate electrode, gate lines and data lines arranged on the first insulation film;
9 a second insulation film arranged on the gate electrode, the gate lines and the data
10 lines;

11 a plurality of pixel electrodes formed arranged on the second insulation film and being
12 electrically connected to corresponding ones of said plurality of thin film transistors in
13 corresponding ones of said plurality of pixel regions; and

14 a power supply layer formed also arranged on the second insulation film, such that the
15 power supply layer [[is]] being electrically separated from the plurality of pixel electrodes,
16 said power supply layer being electrically connected to each of the plurality of thin film
17 transistors and supplying power to each of the plurality of thin film transistors, wherein the
18 power supply layer is arranged on a layer different from the gate line.

1 11. (Currently Amended) The flat panel display of claim 10, the power supply layer
2 being formed in a grid shape in which corresponding ones of said plurality of pixel electrodes
3 being disposed in each grid an entirety of the power supply layer being separated from an
4 entirety of each of the gate lines and the data lines by the second insulation film.

1 12. (Original) The flat panel display of claim 10, the power supply layer being
2 formed in a line shape in which the power supply layer is arranged between corresponding
3 ones of said plurality of pixel electrodes, said power supply layer being arranged in one of
4 a row or a column.

1 13. (Original) The flat panel display of claim 10, the power supply layer having a
2 surface electrode shape in which the power supply layer is formed on a whole surface of the
3 substrate and being electrically separated from each of the plurality of pixel electrodes.

1 Claims 14-20 (Canceled)

1 21. (Currently Amended) The flat panel display of claim [[1]] 6, ~~the power supply~~
2 ~~line having a grid shape and surrounding the pixel region an entirety of the power supply~~
3 ~~layer being separated from an entirety of the data lines by the passivation film.~~

1 22. (Currently Amended) The flat panel display of claim [[6]] 21, ~~the power supply~~
2 ~~layer having a grid shape and surrounding a pixel region an entirety of the power supply layer~~
3 ~~being separated from an entirety of the gate lines by the passivation film and the interlayer~~
4 ~~insulation film.~~

1 23. (Previously Presented) The flat panel display of claim 10, wherein the power

2 supply layer surrounds each of said plurality of pixel electrodes, the power supply layer
3 comprises a plurality of electrodes extending in a first direction and a plurality of electrodes
4 extending in a second direction intersecting the electrodes extending in the first direction.